Datasheet4U Logo Datasheet4U.com

CDCLVD1208 - 2:8 Low Additive Jitter LVDS Buffer

Description

The CDCLVD1208 clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution.

The CDCLVD1208 can accept two clock sources into an input multiplexer.

Features

  • 1 2:8 Differential Buffer.
  • Low Additive Jitter: < 300-fs RMS in 10-kHz to 20-MHz.
  • Low Output Skew of 45 ps (Maximum).
  • Universal Inputs Accept LVDS, LVPECL, and LVCMOS.
  • Selectable Clock Inputs Through Control Pin.
  • 8 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible.
  • Clock Frequency: Up to 800 MHz.
  • Device Power Supply: 2.375 V to 2.625 V.
  • LVDS Reference Voltage, VAC_REF, Available for Capacitive Coupled Inputs.

📥 Download Datasheet

Datasheet preview – CDCLVD1208

Datasheet Details

Part number CDCLVD1208
Manufacturer Texas Instruments
File Size 873.51 KB
Description 2:8 Low Additive Jitter LVDS Buffer
Datasheet download datasheet CDCLVD1208 Datasheet
Additional preview pages of the CDCLVD1208 datasheet.

📁 Similar Datasheet

  • CDCLD080 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD100 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD120 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD200 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD400 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD500 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
Other Datasheets by Texas Instruments
  • CDCLVD1204 - 2:4 Low Additive Jitter LVDS Buffer
  • CDCLVD1212 - 2:12 Low Additive Jitter LVDS Buffer
  • CDCLVD1213 - 1:4 Low Additive Jitter LVDS Buffer
  • CDCLVD1216 - 2:16 Low Additive Jitter LVDS Buffer
  • CDCLVD110 - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
  • CDCLVD110A - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
  • CDCLVD2102 - Dual 1:2 Low Additive Jitter LVDS Buffer
  • CDCLVD2104 - Dual 1:4 Low Additive Jitter LVDS Buffer

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community CDCLVD1208 SCAS899A – AUGUST 2010 – REVISED OCTOBER 2016 CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer 1 Features •1 2:8 Differential Buffer • Low Additive Jitter: < 300-fs RMS in 10-kHz to 20-MHz • Low Output Skew of 45 ps (Maximum) • Universal Inputs Accept LVDS, LVPECL, and LVCMOS • Selectable Clock Inputs Through Control Pin • 8 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible • Clock Frequency: Up to 800 MHz • Device Power Supply: 2.375 V to 2.
Published: |