Datasheet4U Logo Datasheet4U.com

DS160PT801 - 8-Lane 16-Channel Retimer

Description

A_PETn0 .

.

.

Features

  • 8-lane (16-channel) protocol-aware PCI-express retimer supporting 16.0, 8.0, 5.0, and 2.5 GT/s interfaces.
  • Inter-chip communication (ICC) enable dual chip link width scaling to form 16-lane Gen-4 retimer.
  • Supports common clock, separate reference clock with no spread spectrum clocking (SSC), and separate reference clock with SSC.
  • Supports 2x4 bifurcation.
  • Adaptive receive CTLE and DFE supporting maximum PCIe Gen-4 channel loss.
  • Supports equa.

📥 Download Datasheet

Datasheet preview – DS160PT801

Datasheet Details

Part number DS160PT801
Manufacturer Texas Instruments
File Size 657.58 KB
Description 8-Lane 16-Channel Retimer
Datasheet download datasheet DS160PT801 Datasheet
Additional preview pages of the DS160PT801 datasheet.

📁 Similar Datasheet

Other Datasheets by Texas Instruments
  • DS160PR410 - Quad Channel PCI Express 4.0 Linear Redriver
  • DS1691 - Line Drivers
  • DS1691A - Line Drivers
  • DS16EV5110 - DS16EV5110 Video Equalizer (3D+C) for DVI HDMI Sink-Side Applications (Rev. M)
  • DS16EV5110A - Video Equalizer (3D+C) for DVI HDMI Source/Repeater/Sink Applications (Rev. C)
  • DS16F95 - EIA-485/EIA-422A Differential Bus Transceiver
  • DS16F95QML - EIA-485/EIA-422A Differential Bus Transceiver
  • DS100BR111 - Ultra Low Power 10.3 Gbps 1-Lane Repeater

Full PDF Text Transcription

Click to expand full text
DS160PT801 SNLS592A – DECEMBER 2020 – REVISED JUNE 2022 DS160PT801 PCIe® 4.0, 16 Gbps, 8-Lane (16-Channel) Retimer 1 Features • 8-lane (16-channel) protocol-aware PCI-express retimer supporting 16.0, 8.0, 5.0, and 2.5 GT/s interfaces • Inter-chip communication (ICC) enable dual chip link width scaling to form 16-lane Gen-4 retimer • Supports common clock, separate reference clock with no spread spectrum clocking (SSC), and separate reference clock with SSC • Supports 2x4 bifurcation • Adaptive receive CTLE and DFE supporting maximum PCIe Gen-4 channel loss • Supports equalization training • Low-latency architecture • On-chip eye opening monitor (EOM) and PCIe receive margining capability • Small 8.50-mm × 13.
Published: |