Description
Product Folder Order Now Technical Documents Tools & Software Support & Community DS90C124, DS90C241 SNLS209M * NOVEMBER 2005 * R.
The DS90C241 and DS90C124 chipset translates a 24-bit parallel bus into a fully transparent data and control LVDS serial stream with embedded clock in.
Features
* 1 5-MHz to 35-MHz Clock Embedded and DCBalancing 24:1 and 1:24 Data Transmissions
* User Defined Pre-Emphasis Driving Ability Through External Resistor on LVDS Outputs and Capable to Drive Up to 10-Meter Shielded Twisted-Pair Cable
* User-Selectable Clock Edge for Parallel D
Applications
* LOCK Output Flag to Ensure Data Integrity at Receiver Side
* Balanced TSETUP and THOLD Between RCLK and RDATA on Receiver Side
* PTO (Progressive Turnon) LVCMOS Outputs to Reduce EMI and Minimize SSO Effects
* All LVCMOS Inputs and Control Pins Have Internal Pulldow