The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
GC5328
www.ti.com
SLWS218A – OCTOBER 2009 – REVISED OCTOBER 2009
GC5328 Low-Power Wideband Digital Predistortion Transmit Processor
Check for Samples: GC5328
FEATURES
1
• Integrated DUC, CFR, and DPD Solution • 20-MHz Max. Signal Bandwidth, Based on Max.
DPD Clock of 200 Mhz, Fifth-Order Correction • DUC: Up to 12 CDMA2000/TDSCDMA, 4
W-CDMA, 2–10 MHz or 1–20 MHz OFDMA Carriers • CFR: Typically Meets 3GPP TS 25.141 < 6.5 dB PAR, < 8.5 dB PAR for OFDMA Signals • DPD: Short-Term Memory Compensation, Typical ACLR Improvement > 20 dB • GC5328IZER PBGA Package, 23 mm × 23 mm • 1.2-V Core, 1.8-V HSTL, 3.3-V I/O • 2.