Datasheet4U Logo Datasheet4U.com

SMJ320C40KGDC - Digital Signal Processor

General Description

The TMP / SMJ320C40KGD DSP is a 32-bit, floating-point processor manufactured in 0.72-µm, double-level metal CMOS technology.

It is the fourth generation of DSPs from Texas Instruments, and it is the world’s first DSP designed for parallel processing.

Key Features

  • of the communication ports are: D Six communication ports for direct interprocessor communication and processor I/O D 20 MBps bidirectional interface on each communication port for high-speed and low-cost multiprocessor interface D Separate input and output first-in, first-out (FIFO) buffers for I / O and processor-to-processor communication D Automatic arbitration and handshaking for direct processor-to-processor connection The DMA coprocessor allows concurrent I/O and CPU processing for superi.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TMP320C40KGDC, SMJ320C40KGDC, TMP320C40KGDCT, SMJ320C40KGDCT FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR KNOWN GOOD DIES SGUS024C − MARCH 1997 − REVISED OCTOBER 2001 D SMJ: QML Processing to MIL−PRF−38535 D TMP: Commercial Level Processing D Operating Temperature Ranges: − Military (M) −55°C to 125°C − Commercial (C) −25°C to 85°C − Commercial (L) 0°C to 70°C D Highest Performance Floating-Point Digital Signal Processor (DSP) − ’C40-50: 40-ns Instruction Cycle Time: 50 MFLOPS, 25 MIPS, 275 MOPS, 320 MBps − ’C40-40: 50-ns Instruction Cycle Time: 40 MFLOPS, 20 MIPS, 220 MOPS, 256 MBps D Six Communications Ports D 6-Channel Direct Memory Access (DMA) Coprocessor D Single-Cycle Conversion to and From IEEE-745 Floating-Point Format D Single Cycle 1/x, 1/Ǹ x D Source-Code Compatible With SMJ320C30