Datasheet4U Logo Datasheet4U.com

SN54BCT2827C - 10-Bit Bus/MOS Memory Drivers

Description

These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs.

They provide high-performance bus interface for wide data paths or buses carrying parity.

📥 Download Datasheet

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
• BiCMOS Design Substantially Reduces ICCZ • Output Ports Have Equivalent 25-Ω Resistors; No External Resistors Are Required • Specifically Designed to Drive MOS DRAMs • 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers • Flow-Through Architecture Optimizes PCB Layout • Power-Up High-Impedance State • ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015 • Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT) description These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs. They provide high-performance bus interface for wide data paths or buses carrying parity.
Published: |