Datasheet4U Logo Datasheet4U.com

SN65LVDS125 - LVDS 4x4 CROSSPOINT SWITCH

Description

The SN65LVDS125 and SN65LVDT125 are 4x4 nonblocking crosspoint switches.

Low-voltage differential signaling (LVDS) is used to achieve signaling rates of 1.5 Gbps per channel.

Each output driver includes a 4:1 multiplexer to allow any input to be routed to any output.

Features

  • D Signaling Rates >1.5 Gbps per Channel D Supports Telecom/Datacom and HDTV Video Switching D Non-Blocking Architecture Allows Each Output to be Connected to Any Input D Compatible With ANSI TIA/EIA-644-A LVDS Standard D 25 mV of Input Voltage Threshold Hysteresis D Propagation Delay Times, 900 ps Typical D Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels D Operates From a Single 3.3-V Supply D Integrated 110-Ω Line Termination Resistors Available With SN65LVDT125.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN65004 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65007 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65010 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65012 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65016 One Channel Direct Drive Speech Controller SONiX Technology Company

Other Datasheets by Texas Instruments

Part Number Description
SN65LVDS125A LVDS 4x4 CROSSPOINT SWITCH
SN65LVDS122 LVDS CROSSPOINT SWITCH
SN65LVDS1 High-Speed Differential Line Drivers/Receivers
SN65LVDS100 Differential Translator/Repeater
SN65LVDS101 Differential Translator/Repeater

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SN65LVDS125 SN65LVDT125 SLLS555C − DECEMBER 2002 − REVISED OCTOBER 2004 LVDS 4x4 CROSSPOINT SWITCH FEATURES D Signaling Rates >1.5 Gbps per Channel D Supports Telecom/Datacom and HDTV Video Switching D Non-Blocking Architecture Allows Each Output to be Connected to Any Input D Compatible With ANSI TIA/EIA-644-A LVDS Standard D 25 mV of Input Voltage Threshold Hysteresis D Propagation Delay Times, 900 ps Typical D Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels D Operates From a Single 3.
Published: |