Download SN74AUC1G126 Datasheet PDF
SN74AUC1G126 page 2
Page 2
SN74AUC1G126 page 3
Page 3

SN74AUC1G126 Description

The SN74AUC1G126 bus buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation. The SN74AUC1G126 device is a single line driver with a tri-state output. The output is disabled when the output-enable (OE) input is low.

SN74AUC1G126 Key Features

  • 1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)
  • Available in TI's NanoFree™ Package
  • Optimized for 1.8-V Operation and is 3.6-V I/O
  • Ioff Supports Partial Power Down Mode and Back
  • Sub-1 V Operable
  • Maximum tpd of 2.5 ns at 1.8 V