Datasheet4U Logo Datasheet4U.com

SN74HC10-EP - TRIPLE 3-INPUT POSITIVE-NAND GATE

📥 Download Datasheet

General Description

/ordering information The SN74HC10 device contains three independent 3-input NAND gates.

It performs the Boolean function Y = A • B • C or Y = A + B + C in positive logic.

ORDERING INFORMATION TA PACKAGE‡ ORDERABLE PART NUMBER TOP-SIDE MARKING SOIC − D −40°C to 125°C TSSOP − PW Tape and reel Tape and reel SN74HC10QDREP SN74HC10QPWREP SHC10EP SHC10EP ‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Overview

SN74HC10ĆEP TRIPLE 3ĆINPUT POSITIVEĆNAND GATE D Controlled Baseline − One Assembly/Test Site, One Fabrication Site D Extended Temperature Performance of −40°C to 125°C D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Wide Operating Voltage Range of 2 V to 6 V † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range.

This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life.

Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

More Datasheets from Texas Instruments

Part Number Description
SN74HC10-Q1 TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10 Triple 3-Input NAND Gates
SN74HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC109N DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC10D Triple 3-Input NAND Gates
SN74HC10N TRIPLE 3-INPUT POSITIVE-NAND GATES
SN74HC11 Triple 3-Input AND Gates
SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC112N DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC125 Quadruple Buffers