Datasheet4U Logo Datasheet4U.com

SN74LV21A - Dual 4-Input Positive-AND Gate

Description

These dual 4-input positive-AND gates are designed for 2-V to 5.5-V VCC operation.

B C

D in positive logic.

These devices are fully specified for partial-powerdown applications using Ioff.

Features

  • 2-V to 5.5-V VCC Operation.
  • Max tpd of 6 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II xA 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV20A DUAL 4-INPUT POSITIVE NAND GATE
SN74LV221A DUAL MONOSTABLE MULTIVIBRATORS
SN74LV221A-Q1 DUAL MONOSTABLE MULTIVIBRATORS
SN74LV240A Octal Inverting Buffers/Drivers
SN74LV244A Octal Buffers/Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN74LV21A SCES340F – SEPTEMBER 2000 – REVISED JULY 2023 SN74LV21A Dual 4-Input Positive-AND Gate 1 Features • 2-V to 5.5-V VCC Operation • Max tpd of 6 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Partial-Power-Down Mode Operation • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II xA 2 Description These dual 4-input positive-AND gates are designed for 2-V to 5.5-V VCC operation. The SN74LV21A devices perform the Boolean function Y = A • B • C • D in positive logic. These devices are fully specified for partial-powerdown applications using Ioff.
Published: |