Datasheet4U Logo Datasheet4U.com

SN74LV20A - DUAL 4-INPUT POSITIVE NAND GATE

Description

These dual 4-input positive-NAND gates are designed for 2-V to 5.5-V VCC operation.

B C

D or Y = A + B + C + D in positive logic.

📥 Download Datasheet

Datasheet preview – SN74LV20A

Datasheet Details

Part number SN74LV20A
Manufacturer Texas Instruments
File Size 966.86 KB
Description DUAL 4-INPUT POSITIVE NAND GATE
Datasheet download datasheet SN74LV20A Datasheet
Additional preview pages of the SN74LV20A datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54LV20A, SN74LV20A DUAL 4ĆINPUT POSITIVEĆNAND GATE D 2-V to 5.5-V VCC Operation D Max tpd of 6 ns at 5 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C D Ioff Supports Partial-Power-Down Mode Operation D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) SCES339E − SEPTEMBER 2000 − REVISED APRIL 2005 SN54LV20A . . . J OR W PACKAGE SN74LV20A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) 1A 1B NC 1C 1D 1Y GND 1 2 3 4 5 6 7 14 VCC 13 2D 12 2C 11 NC 10 2B 9 2A 8 2Y SN54LV20A . . .
Published: |