Datasheet4U Logo Datasheet4U.com

SN74LV21A - Dual 4-Input Positive-AND Gate

Description

These dual 4-input positive-AND gates are designed for 2-V to 5.5-V VCC operation.

B C

D in positive logic.

These devices are fully specified for partial-powerdown applications using Ioff.

Features

  • 2-V to 5.5-V VCC Operation.
  • Max tpd of 6 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II xA 2.

📥 Download Datasheet

Datasheet preview – SN74LV21A

Datasheet Details

Part number SN74LV21A
Manufacturer Texas Instruments
File Size 1.13 MB
Description Dual 4-Input Positive-AND Gate
Datasheet download datasheet SN74LV21A Datasheet
Additional preview pages of the SN74LV21A datasheet.

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LV21A SCES340F – SEPTEMBER 2000 – REVISED JULY 2023 SN74LV21A Dual 4-Input Positive-AND Gate 1 Features • 2-V to 5.5-V VCC Operation • Max tpd of 6 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Partial-Power-Down Mode Operation • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II xA 2 Description These dual 4-input positive-AND gates are designed for 2-V to 5.5-V VCC operation. The SN74LV21A devices perform the Boolean function Y = A • B • C • D in positive logic. These devices are fully specified for partial-powerdown applications using Ioff.
Published: |