Datasheet4U Logo Datasheet4U.com

SN74LVC32373A - 32-BIT TRANSPARENT D-TYPE LATCH

General Description

This 32-bit transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVC32373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC32374A 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC32244 32-BIT BUFFER/DRIVER
SN74LVC32245 32-BIT BUS TRANSCEIVER
SN74LVC32A Quadruple 2-Input Positive-OR Gates
SN74LVC32A-EP QUADRUPLE 2-INPUT POSITIVE-OR GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
D Member of the Texas Instruments Widebus+ Family D Operates From 1.65 V to 3.6 V D Inputs Accept Voltages to 5.5 V D Max tpd of 4.2 ns at 3.3 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C SN74LVC32373A 32ĆBIT TRANSPARENT DĆTYPE LATCH WITH 3ĆSTATE OUTPUTS SCES575 − JUNE 2004 D Ioff Supports Partial-Power-Down Mode Operation D Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC ) D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 1000-V Charged-Device Model (C101) description/ordering information This 32-bit transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation.