Datasheet4U Logo Datasheet4U.com

SN74LVTH373 - 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES

General Description

These octal latches are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.

📥 Download Datasheet

More Datasheets from Texas Instruments

Part Number Description
SN74LVTH373-EP 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCH
SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH374-EP 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVTH32244 3.3-V ABT 32-BIT BUFFER/DRIVER
SN74LVTH32244-EP 3.3-V ABT 32-BIT BUFFER/DRIVER
SN74LVTH32245 3.3-V ABT 32-BIT BUS TRANSCEIVER
SN74LVTH32373 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH
SN74LVTH32373-EP 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH
SN74LVTH32374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54LVTH373, SN74LVTH373 3.3ĆV ABT OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCBS689H − MAY 1997 − REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Support Unregulated Battery Operation Down to 2.7 V D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 500 mA Per JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) SN54LVTH373 . . . J OR W PACKAGE SN74LVTH373 . . .