Datasheet4U Logo Datasheet4U.com

TI380C25 - Token Ring CommProcessor

Datasheet Summary

Description

The TI380C25 is a single-chip network-communications processor (commprocessor) that supports token-ring local area networks ( LANs) at data rates of 16 Mbps or 4 Mbps.

5 / IEEE 802.5 1992 standards and has been verified to be completely IBM Token-R

Features

  • 16- or 4-Megabit-per-Second Data Rates.
  • Supports up to 18K-Byte Frame Size (16-Mbps Operation Only).
  • Supports Universal- and Local-Network Addressing.
  • Early Token-Release Option (16-Mbps Operation Only).
  • Compatible With the TMS38054.
  • Expandable Local LAN-Subsystem Memory Space up to 2 Megabytes.
  • Glueless Interface to DRAMs.
  • High-Performance 16-Bit CPU for Communications-Protocol Processing.
  • 1- to 16.5-Megabyte-per-.

📥 Download Datasheet

Datasheet preview – TI380C25

Datasheet Details

Part number TI380C25
Manufacturer Texas Instruments
File Size 0.98 MB
Description Token Ring CommProcessor
Datasheet download datasheet TI380C25 Datasheet
Additional preview pages of the TI380C25 datasheet.

📁 Similar Datasheet

Other Datasheets by Texas Instruments
  • TI380C27 - Dual-Protocol CommProcessor
  • TI380C30 - Integrated Token-Ring CommProcessor And Physical Layer Interface
  • TI380C30A - Integrated Token-Ring CommProcessor And Physical Layer Interface
  • TI380C60 - CMOS Token-Ring Interface
  • TI380C60A - CMOS Token-Ring Interface
  • TI380FPA - frame processing accelerator
  • TI380FPAA - frame processing accelerator
  • TI380PCI - PCI Bus Interface

Full PDF Text Transcription

Click to expand full text
• IEEE 802.5 and IBM Token-Ring Network™ Compatible • Compatible With TI380FPA FNL PacketBlaster™ • Token-Ring Features – 16- or 4-Megabit-per-Second Data Rates – Supports up to 18K-Byte Frame Size (16-Mbps Operation Only) – Supports Universal- and Local-Network Addressing – Early Token-Release Option (16-Mbps Operation Only) – Compatible With the TMS38054 • Expandable Local LAN-Subsystem Memory Space up to 2 Megabytes • Glueless Interface to DRAMs • High-Performance 16-Bit CPU for Communications-Protocol Processing • 1- to 16.
Published: |