Datasheet4U Logo Datasheet4U.com

TL16C754BFN - DUAL UART

This page provides the datasheet information for the TL16C754BFN, a member of the TL16C754B DUAL UART family.

Description

The TL16C754B is a quad universal asynchronous receiver/transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 3 Mbps.

Features

  • It has a transmission control register (TCR) that stores received FIFO threshold level to start/stop transmission during hardware and software flow control. With the FIFO RDY register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loopback capability allows onboard diagnostics.

📥 Download Datasheet

Datasheet preview – TL16C754BFN

📁 Similar Datasheet

  • TL1003 - Thyristors (ST Microelectronics)
  • TL1006 - SCR (ST Microelectronics)
  • TL100V - Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks (CONNECTWELL)
  • TL100V-2P - Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks (CONNECTWELL)
  • TL100V-3P - Single Level 3.81 mm Pitch Vertical PCB Terminal Blocks (CONNECTWELL)
  • TL1013 - 25W LinearPA GaAs module (TRIAD)
  • TL1014 - Tact Switch (E-SWITCH)
  • TL1220 - HYBRID TRANSFORMER (ETC)
  • TL1220 - SWITCH (E-SWITCH)
  • TL1270 - Tact Switch (E-Switch)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
TL16C754B QUAD UART WITH 64ĆBYTE FIFO D ST16C654 Pin Compatible With Additional Enhancements D Supports Up To 24-MHz Crystal Input Clock ( 1.5 Mbps) D Supports Up To 48-MHz Oscillator Input Clock ( 3 Mbps) for 5-V Operation D Supports Up To 32-MHz Oscillator Input Clock ( 2 Mbps) for 3.3-V Operation D 64-Byte Transmit FIFO D 64-Byte Receive FIFO With Error Flags D Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA and Interrupt Generation D Programmable Receive FIFO Trigger Levels for Software/Hardware Flow Control D Software/Hardware Flow Control − Programmable Xon/Xoff Characters − Programmable Auto-RTS and Auto-CTS D Optional Data Flow Resume by Xon Any Character D DMA Signalling Capability for Both Received and Transmitted Data D Supports 3.
Published: |