Datasheet4U Logo Datasheet4U.com

74AHC74-Q100 Datasheet - nexperia

Dual D-type flip-flop

74AHC74-Q100 Features

* Automotive product qualification in accordance with AEC-Q100 (Grade 1)

* Specified from -40 °C to +85 °C and from -40 °C to +125 °C

* Balanced propagation delays

* All inputs have Schmitt-trigger actions

* Inputs accept voltages higher than VCC

* Inp

74AHC74-Q100 General Description

The 74AHC74-Q100; 74AHCT74-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74-Q100; 74AHCT74-Q100 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D.

74AHC74-Q100 Datasheet (250.43 KB)

Preview of 74AHC74-Q100 PDF

Datasheet Details

Part number:

74AHC74-Q100

Manufacturer:

nexperia ↗

File Size:

250.43 KB

Description:

Dual d-type flip-flop.
74AHC74-Q100; 74AHCT74-Q100 Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 3 22 April 2020 Product data sheet 1. G.

📁 Related Datasheet

74AHC74 Dual D-type flip-flop (NXP)

74AHC74 Dual D-type flip-flop (nexperia)

74AHC74BQ Dual D-type flip-flop (nexperia)

74AHC74D Dual D-type flip-flop (nexperia)

74AHC74PW Dual D-type flip-flop (nexperia)

74AHC00 Quad 2-input NAND gate (NXP)

74AHC00 QUADRUPLE 2-INPUT NAND GATES (Diodes)

74AHC00 Quad 2-input NAND gate (nexperia)

74AHC00-Q100 Quad 2-input NAND gate (nexperia)

74AHC00BQ Quad 2-input NAND gate (nexperia)

TAGS

74AHC74-Q100 Dual D-type flip-flop nexperia

Image Gallery

74AHC74-Q100 Datasheet Preview Page 2 74AHC74-Q100 Datasheet Preview Page 3

74AHC74-Q100 Distributor