74AHCT164 Datasheet PDF (8-bit serial-in/parallel-out shift register)

74AHCT164 - 8-bit serial-in/parallel-out shift register

Download the 74AHCT164 datasheet PDF (74AHC164 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 8-bit serial-in/parallel-out shift register.

Description

The 74AHC164; 74AHCT164 is an 8-bit serial-in/parallel-out shift register.

Features

two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in.

Datasheet Details

Part number	74AHCT164
Manufacturer	nexperia
File Size	260.45 KB
Description	8-bit serial-in/parallel-out shift register
Datasheet	74AHCT164 Datasheet

📁 Similar Datasheet

74AHCT164 - 8-bit serial-in/parallel-out shift register (NXP)

74AHCT164 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)

74AHCT164D14 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)

74AHCT164S14-13 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)

74AHCT164T14-13 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)

74AHCT123A - Dual retriggerable monostable multivibrator (NXP)

74AHCT125 - Quad buffer/line driver (NXP)

74AHCT125 - QUADRUPLE 3-STATE BUFFER (Diodes)

74AHCT125S14 - QUADRUPLE 3-STATE BUFFER (Diodes)

74AHCT125T14 - QUADRUPLE 3-STATE BUFFER (Diodes)

Full PDF Text Transcription

Click to expand full text

74AHC164; 74AHCT164 8-bit serial-in/parallel-out shift register Rev. 4 — 11 June 2020 Product data sheet 1. General description The 74AHC164; 74AHCT164 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. 2.

Published: Jul 24, 2019 |