Datasheet4U.com

74AUP1G32 - Low-power 2-input OR-gate

nexperia

📥 Download Datasheet

74AUP1G32 Datasheet Preview — Preview of 74AUP1G32 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	74AUP1G32
Manufacturer	nexperia ↗
File Size	269.07 KB
Description	Low-power 2-input OR-gate
Datasheet	74AUP1G32-nexperia.pdf

74AUP1G32 Product details

Description

The 74AUP1G32 is a single 2-input OR gate.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
CMOS low power dissipation.
High noise immunity.
Overvoltage tolerant inputs to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial power-down mode operation.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Low static power consumption; ICC = 0.9 µA (maximum).
Complies with JEDEC standards:.
JESD8-12 (0.8.

📁 74AUP1G32 Similar Datasheet

74AUP1G3208 - Low Power 3-Input OR-AND Gate (NXP)
74AUP1G332 - Low Power 3-Input OR Gate (NXP)
74AUP1G34 - Low-power buffer (NXP)
74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
74AUP1G386 - Low-power 3-input EXCLUSIVE-OR gate (NXP Semiconductors)
74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G04 - Low-power inverter (NXP Semiconductors)

Other Datasheets by nexperia

74AUP1G32-Q100 - Low-power 2-input OR-gate
74AUP1G34-Q100 - Low-power buffer
74AUP1G373-Q100 - Low-power D-type transparent latch
74AUP1G374 - Low-power D-type flip-flop
74AUP1G374-Q100 - Low-power D-type flip-flop
74AUP1G38 - Low-power 2-input NAND gate

Published: Jul 23, 2019 |