Datasheet4U Logo Datasheet4U.com

74HC112 - Dual JK flip-flop

General Description

The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop.

Key Features

  • Input levels:.
  • For 74HC112: CMOS level.
  • For 74HCT112: TTL level.
  • Asynchronous set and reset.
  • Specified in compliance with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C 3. Ordering information Table 1. Ordering information Type number Package Temperature range 74HC112D -40 °C to +125 °C 74HCT11.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC112 Dual JK flip-flop Philips
74HC112 Dual J-K Negative-Edge-Triggered Flip-Flops Texas Instruments
74HC11 Triple 3-input AND gate Philips
74HC11 Triple 3-Input AND Gate Texas Instruments
74HC11 Triple 3-input AND gate NXP

Other Datasheets by Nexperia

Part Number Description
74HC112D Dual JK flip-flop
74HC11 Triple 3-input AND gate
74HC11-Q100 Triple 3-input AND gate
74HC11D Triple 3-input AND gate
74HC10 Triple 3-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC112; 74HCT112 Dual JK flip-flop with set and reset; negative-edge trigger Rev. 4 — 11 January 2021 Product data sheet 1. General description The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.