Datasheet4U Logo Datasheet4U.com

74HC137 - 3-to-8 line decoder/demultiplexer

Description

The 74HC137 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7).

Features

  • Combines 3-to-8 decoder with 3-bit latch.
  • Multiple input enable for easy expansion or independent controls.
  • Active LOW mutually exclusive outputs.
  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • ESD protecti.

📥 Download Datasheet

Datasheet Details

Part number 74HC137
Manufacturer nexperia
File Size 269.07 KB
Description 3-to-8 line decoder/demultiplexer
Datasheet download datasheet 74HC137 Datasheet

📁 Similar Datasheet

  • 74HC137 - 3-to-8 line decoder/demultiplexer (Philips)
  • 74HC137 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer (Texas Instruments)
  • 74HC131 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
  • 74HC132 - Quadruple 2-Input NAND Gates (Texas Instruments)
  • 74HC132 - Quad 2-input NAND Schmitt trigger (NXP)
  • 74HC132D - Quad 2-Input Schmitt NAND Gate (Toshiba)
  • 74HC133 - 13-input NAND gate (Philips)
  • 74HC133 - 13-Input NAND Gate (National Semiconductor)
  • 74HC138 - 3-Line To 8-Line Decoders/Demultiplexers (Texas Instruments)
  • 74HC138 - 3-to-8 line decoder/demultiplexer (NXP)
Other Datasheets by nexperia
  • 74HC137D - 3-to-8 line decoder/demultiplexer
  • 74HC132 - Quad 2-input NAND Schmitt trigger
  • 74HC132-Q100 - Quad 2-input NAND Schmitt trigger
  • 74HC132D - Quad 2-input NAND Schmitt trigger
  • 74HC138 - 3-to-8 line decoder/demultiplexer
  • 74HC138-Q100 - 3-to-8 line decoder/demultiplexer
  • 74HC138D - 3-to-8 line decoder/demultiplexer
  • 74HC139 - Dual 2-to-4 line decoder/demultiplexer

Full PDF Text Transcription

Click to expand full text
74HC137 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 5 — 4 August 2021 Product data sheet 1. General description The 74HC137 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features a latch enable (LE) and two output enable (E1, E2) inputs. A LOW on LE causes the device to act as an active LOW decoder. A LOW-to HIGH transition on LE stores the data that was present before the transition in the latches. Further address changes are ignored as long as LE remains HIGH. The output enable inputs control the state of the outputs independently of the address inputs or latch operation. All outputs will be HIGH unless E1 is LOW and E2 is HIGH. Inputs include clamp diodes.
Published: |