Datasheet4U Logo Datasheet4U.com

74HC161-Q100 - Presettable synchronous 4-bit binary counter

Description

The 74HC161-Q100 is a synchronous presettable binary counter with an internal look-head carry.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positivegoing edge of the clock (CP).

The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • CMOS input levels.
  • Synch.

📥 Download Datasheet

Datasheet Details

Part number 74HC161-Q100
Manufacturer nexperia
File Size 269.65 KB
Description Presettable synchronous 4-bit binary counter
Datasheet download datasheet 74HC161-Q100 Datasheet
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC161-Q100 Presettable synchronous 4-bit binary counter; asynchronous reset Rev. 4 — 11 March 2024 Product data sheet 1. General description The 74HC161-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positivegoing edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET).
Published: |