Datasheet4U.com

74HC173 - Quad D-type flip-flop

nexperia

📥 Download Datasheet

74HC173 Datasheet Preview — Preview of 74HC173 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	74HC173
Manufacturer	nexperia ↗
File Size	270.44 KB
Description	Quad D-type flip-flop
Datasheet	74HC173-nexperia.pdf

74HC173 Product details

Description

The 74HC173; 74HCT173 is a quad positive-edge triggered D-type flip-flop.

Features

Complies with JEDEC standard no. 7A.
Input levels:.
For 74HC173: CMOS level.
For 74HCT173: TTL level.
Gated input enable for hold (do nothing) mode.
Gated output enable control mode.
Edge-triggered D-type register.
Asynchronous master reset.
ESD protection:.
HBM JESD22-A114F exceeds 2000 V.
MM JESD22-A115-A exceeds 200 V.
Specified from -40 °C to +85 °C and -40 °C to +125 °C 3. Ordering.

📁 74HC173 Similar Datasheet

74HC174 - Hex D-Type Flip-Flops (Texas Instruments)
74HC175 - Quadruple D-Type Flip-Flops (Texas Instruments)
74HC175AP - Quad D-Type Flip-Flop (Toshiba Semiconductor)
74HC175D - Quad D-Type Flip-Flop (Toshiba)
74HC10 - Triple 3-input NAND gate (Philips)
74HC107 - Dual JK flip-flop (Philips)
74HC109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
74HC11 - Triple 3-input AND gate (Philips)

Other Datasheets by nexperia

74HC173D - Quad D-type flip-flop
74HC174-Q100 - Hex D-type flip-flop
74HC174D - Hex D-type flip-flop
74HC175-Q100 - Quad D-type flip-flop
74HC10-Q100 - Triple 3-input NAND gate
74HC107-Q100 - Dual JK flip-flop

Published: Jul 23, 2019 |