Datasheet4U Logo Datasheet4U.com

74HC273DB - Octal D-type flip-flop

This page provides the datasheet information for the 74HC273DB, a member of the 74HC273 Octal D-type flip-flop family.

Datasheet Summary

Description

The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A (2.0 V to 6.0 V).
  • Input levels:.
  • For 74HC273: CMOS level.
  • For 74HCT273: TTL level.
  • Common clock and master reset.
  • Eight positive edge-triggered D-type flip-flops.

📥 Download Datasheet

Datasheet preview – 74HC273DB

Datasheet Details

Part number 74HC273DB
Manufacturer nexperia
File Size 275.03 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74HC273DB Datasheet
Additional preview pages of the 74HC273DB datasheet.

📁 Similar Datasheet

  • 74HC273D - Octal D-Type Flip-Flop (Toshiba)
  • 74HC273 - Octal D-Type Flip-Flops (Texas Instruments)
  • 74HC273 - Octal D-type flip-flop (NXP)
  • 74HC273-Q100 - Octal D-type flip-flop (NXP)
  • 74HC273A - Octal D Flip-Flop (ON Semiconductor)
  • 74HC27 - Triple 3-Input NOR Gates (Texas Instruments)
  • 74HC27 - Triple 3-input NOR gate (NXP)
  • 74HC20 - Dual 4-input NAND gate (Philips)
  • 74HC21 - DUAL 4-INPUT AND GATE (STMicroelectronics)
  • 74HC21D - Dual 4-Input AND Gate (Toshiba)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC273; 74HCT273 Octal D-type flip-flop with reset; positive-edge trigger Rev. 7 — 6 September 2021 Product data sheet 1. General description The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.0 V to 6.
Published: |