Datasheet4U Logo Datasheet4U.com

74HC594-Q100 - 8-bit shift register

General Description

The 74HC594-Q100; 74HCT594-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

The 74HC594-Q100; 74HCT594-Q100 is an 8-bit, non-inverting, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Synchronous serial input and output.
  • Complies with JEDEC standard No.7A.
  • 8-bit parallel output.
  • Shift and storage registers have independent direct clear and clocks.
  • Independent clocks for shift and storage registers.
  • 100 MHz (typical).
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC594 8-BIT SHIFT REGISTER Diodes
74HC594D 8-Bit Shift Register Toshiba
74HC590 8-BIT BINARY COUNTER/REGISTER Toshiba
74HC590 8-bit Binary Counter/Register Hitachi
74HC595 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register SG Micro

Other Datasheets by Nexperia

Part Number Description
74HC594 8-bit shift register
74HC594D 8-bit shift register
74HC590 8-bit binary counter
74HC590D 8-bit binary counter
74HC595 serial or parallel-out shift register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC594-Q100; 74HCT594-Q100 8-bit shift register with output register Rev. 2 — 13 June 2016 Product data sheet 1. General description The 74HC594-Q100; 74HCT594-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC594-Q100; 74HCT594-Q100 is an 8-bit, non-inverting, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (SHCP and STCP) and direct overriding clears (SHR and STR) are provided on both the shift and storage registers. A serial output (Q7S) is provided for cascading purposes. Both the shift and storage register clocks are positive-edge triggered. If both clocks are connected together, the shift register is always one count pulse ahead of the storage register.