Datasheet4U Logo Datasheet4U.com

74HC594 - 8-bit shift register

Datasheet Summary

Description

The 74HC594; 74HCT594 is an 8-bit serial-in/serial or parallel-out shift register with a storage register.

Separate clock and reset inputs are provided on both shift and storage registers.

Features

  • Synchronous serial input and output.
  • 8-bit parallel output.
  • Shift and storage registers have independent direct clear and clocks.
  • Independent clocks for shift and storage registers.
  • 100 MHz (typical).
  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Input levels:.
  • For 74HC594: CMOS leve.

📥 Download Datasheet

Datasheet preview – 74HC594

Datasheet Details

Part number 74HC594
Manufacturer nexperia
File Size 342.30 KB
Description 8-bit shift register
Datasheet download datasheet 74HC594 Datasheet
Additional preview pages of the 74HC594 datasheet.

📁 Similar Datasheet

  • 74HC594 - 8-BIT SHIFT REGISTER (Diodes)
  • 74HC594D - 8-Bit Shift Register (Toshiba)
  • 74HC590 - 8-BIT BINARY COUNTER/REGISTER (Toshiba)
  • 74HC590 - 8-bit Binary Counter/Register (Hitachi)
  • 74HC595 - 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register (SG Micro)
  • 74HC595 - 8-Bit Serial-Input/Serial or Parallel-Output Shift Register (ON Semiconductor)
  • 74HC595 - 8-bit Shift Register/Latch (Hitachi)
  • 74HC595 - 8-bit shift register (ST Microelectronics)
  • 74HC595 - 8-bit serial-in serial or parallel-out shift register (NXP)
  • 74HC595 - 8-BIT SHIFT REGISTER (Diodes)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC594; 74HCT594 8-bit shift register with output register Rev. 7 — 20 October 2022 Product data sheet 1. General description The 74HC594; 74HCT594 is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The device features a serial input (DS) and a serial output (Q7S) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the SHCP input, and the data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.
Published: |