Datasheet4U Logo Datasheet4U.com

74HC595 - serial or parallel-out shift register

Description

The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs.

Both the shift and storage register have separate clocks.

Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • 8-bit serial input.
  • 8-bit serial or parallel output.
  • Storage register with 3-state outputs.
  • Shift register with direct clear.
  • 100 MHz (typical) shift out frequency.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Complies with JEDEC standards:.
  • JESD8C (2.7 V to 3.6 V).
  • JESD7A.

📥 Download Datasheet

Datasheet preview – 74HC595

Datasheet Details

Part number 74HC595
Manufacturer nexperia
File Size 323.46 KB
Description serial or parallel-out shift register
Datasheet download datasheet 74HC595 Datasheet
Additional preview pages of the 74HC595 datasheet.

📁 Similar Datasheet

  • 74HC595 - 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register (SG Micro)
  • 74HC595 - 8-Bit Serial-Input/Serial or Parallel-Output Shift Register (ON Semiconductor)
  • 74HC595 - 8-bit Shift Register/Latch (Hitachi)
  • 74HC595 - 8-bit shift register (ST Microelectronics)
  • 74HC595 - 8-bit serial-in serial or parallel-out shift register (NXP)
  • 74HC595 - 8-BIT SHIFT REGISTER (Diodes)
  • 74HC595 - 8-Bit Shift Registers (Texas Instruments)
  • 74HC595A - 8-Bit Serial-Input/Serial or Parallel-Output Shift Register (Motorola)
  • 74HC595D - high-speed Silicon Gate CMOS device (Slkor)
  • 74HC595D - 8-Bit Shift Register/Latch (Toshiba)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC595; 74HCT595 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 12 — 20 March 2024 Product data sheet 1. General description The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input.
Published: |