* Input levels:
* For 74HC112: CMOS level
* For 74HCT112: TTL level
* Asynchronous set and reset
* Specified in compliance with JEDEC standard no. 7A
* ESD protection:
* HBM JESD22-A114F exceeds 2000 V
* MM JESD22-A115-A exceeds 200 V
74HCT112D Datasheet (262.50 KB)
74HCT112D
262.50 KB
Dual jk flip-flop.
74HC112; 74HCT112 Dual JK flip-flop with set and reset; negative-edge trigger Rev. 4 11 January 2021 Product data sheet 1. General descr.
📁 Related Datasheet
74HCT112 Dual JK flip-flop (Philips)
74HCT112 Dual JK flip-flop (nexperia)
74HCT11 Triple 3-input AND gate (Philips)
74HCT11 Triple 3-input AND gate (NXP)
74HCT11 Triple 3-input AND gate (nexperia)
74HCT11-Q100 Triple 3-input AND gate (nexperia)
74HCT11D Triple 3-input AND gate (nexperia)
74HCT11DB Triple 3-input AND gate (nexperia)
74HCT11PW Triple 3-input AND gate (nexperia)
74HCT10 Triple 3-input NAND gate (Philips)
