Datasheet4U Logo Datasheet4U.com

74LVC2G241 - Dual buffer/line driver

Datasheet Summary

Description

The 74LVC2G241 is a dual non-inverting buffer/line driver with 3-state outputs.

A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.

A LOW level at pin 2OE causes output 2Y to as

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • 5 V tolerant input/output for interfacing with 5 V logic.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8-B/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low.

📥 Download Datasheet

Datasheet preview – 74LVC2G241

Datasheet Details

Part number 74LVC2G241
Manufacturer nexperia
File Size 269.27 KB
Description Dual buffer/line driver
Datasheet download datasheet 74LVC2G241 Datasheet
Additional preview pages of the 74LVC2G241 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC2G241 Dual buffer/line driver; 3-state Rev. 16 — 31 July 2019 Product data sheet 1. General description The 74LVC2G241 is a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE: • A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. • A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G241 as a translator in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF.
Published: |