Datasheet4U.com

74LVT02 - 3.3V Quad 2-input NOR gate

Product Overview

nexperia

📥 Download Datasheet

74LVT02 3.3V Quad 2-input NOR gate by nexperia - Datasheet Preview — Datasheet preview – 74LVT02

Datasheet Details

Part number	74LVT02
Manufacturer	nexperia
File Size	206.18 KB
Description	3.3V Quad 2-input NOR gate
Datasheet	74LVT02 Datasheet
Additional preview pages of the 74LVT02 datasheet.

Product details

Description

The 74LVT02 is a quad 2-input NOR gate.

This device is fully specified for partial power down applications using IOFF.

The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

Wide supply voltage range from 2.7 V to 3.6 V.
Output capability: +64 mA and -32 mA.
Direct interface with TTL levels.
Overvoltage tolerant inputs to 5.5 V.
Power-up 3-state.
No bus current loading when output is tied to 5 V bus.
IOFF circuitry provides partial Power-down mode operation.
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B.
Complies with JEDEC standards:.
JESD8C (2.7 V to 3.6 V.

📁 Similar Datasheet

74LVT02 - 3.3V Quad 2-input NOR gate (NXP)
74LVT00 - 3.3V Quad 2-input NAND gate (NXP)
74LVT04 - 3.3V Hex inverter (NXP)
74LVT08 - 3.3V Quad 2-input AND gate (NXP)
74LVT10 - 3.3V Triple 3-input NAND gate (NXP)
74LVT125 - 3.3V Quad buffer (NXP)
74LVT126 - 3.3V Quad buffer (NXP)
74LVT14 - 3.3V Hex inverter Schmitt trigger (NXP)

Other Datasheets by nexperia

74LVT04 - Hex inverter
74LVT04-Q100 - Hex inverter
74LVT08 - 3.3V Quad 2-input AND gate
74LVT125 - 3.3V quad buffer
74LVT126 - quad buffer
74LVT14 - 3.3V hex inverter Schmitt trigger

Published: Jul 23, 2019 |