Datasheet4U Logo Datasheet4U.com

HEF4543B - BCD to 7-segment latch/decoder/driver

Description

The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED displays.

It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an active HIGH blanking input (BL), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qg).

Features

  • Wide supply voltage range from 3.0 V to 15.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Complies with JEDEC standard JESD 13-B.
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V.
  • Specified from -40 °C to +85.

📥 Download Datasheet

Datasheet Details

Part number HEF4543B
Manufacturer nexperia
File Size 285.52 KB
Description BCD to 7-segment latch/decoder/driver
Datasheet download datasheet HEF4543B Datasheet

📁 Similar Datasheet

  • HEF4543B - BCD to 7-segment latch/decoder/driver (NXP)
  • HEF4543B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4541B - Programmable timer (NXP)
  • HEF4502B - Strobed hex inverter/buffer (NXP)
  • HEF4505B - 64-bit/ 1-bit per word random access read/write memory (NXP)
  • HEF4508B - Dual 4-bit latch (NXP)
  • HEF4510B - BCD up/down counter (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4512B - 8-input multiplexer with 3-state output (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4543B BCD to 7-segment latch/decoder/driver Rev. 9 — 15 August 2024 Product data sheet 1. General description The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED displays. It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an active HIGH blanking input (BL), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qg). The circuit provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder/driver. It can invert the logic levels of the output combination. The phase (PH), blanking (BL) and latch enable (LE) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.
Published: |