The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.
The A67P83181, A67P73361 SRAMs integrate a 256K X 18, 128K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter.
These SRAMs are optimized for
A67P83181 Features
* Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz) Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization Signal +2.5V ± 5% power supply Individual Byte Write control capability Clock enable ( CEN ) pin to enable clock and suspend operations Clock-controlled and registered addr
Datasheet Details
A67P83181, A67P73361
AMIC Technology
272.78 KB
(a67p73361 / a67p83181) flow-through zebl sram.
This datasheet PDF includes multiple part numbers: A67P83181, A67P73361.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
