Datasheet4U Logo Datasheet4U.com

LP62S1024AV-55LLI - 128K X 8 BIT LOW VOLTAGE CMOS SRAM

Datasheet Summary

Description

The LP62S1024A-I is a low operating current 1,048,576bit static random access memory organized as 131,072 words by 8 bits and operates on a low power voltage: 2.7V to 3.6V.

It is built using AMIC's high performance CMOS process.

Features

  • n Power supply range: 2.7V to 3.6V n Access times: 55/70 ns (max. ) n Current: Very low power version: Operating:(70NS)30mA(max. ) (55NS)40mA(max. ) Standby: 5uA (max. ) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy.

📥 Download Datasheet

Datasheet preview – LP62S1024AV-55LLI

Datasheet Details

Part number LP62S1024AV-55LLI
Manufacturer AMIC Technology
File Size 155.52 KB
Description 128K X 8 BIT LOW VOLTAGE CMOS SRAM
Datasheet download datasheet LP62S1024AV-55LLI Datasheet
Additional preview pages of the LP62S1024AV-55LLI datasheet.
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
LP62S1024A-I Series Preliminary Features n Power supply range: 2.7V to 3.6V n Access times: 55/70 ns (max.) n Current: Very low power version: Operating:(70NS)30mA(max.) (55NS)40mA(max.) Standby: 5uA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy application n Data retention voltage: 2V (min.) n Available in 32-pin TSOP, TSSOP (8X13.4mm) packages 128K X 8 BIT LOW VOLTAGE CMOS SRAM General Description The LP62S1024A-I is a low operating current 1,048,576bit static random access memory organized as 131,072 words by 8 bits and operates on a low power voltage: 2.7V to 3.6V. It is built using AMIC's high performance CMOS process.
Published: |