Datasheet4U Logo Datasheet4U.com

ASM4SSTVF16859 DDR 13-Bit to 26-Bit Registered Buffer

📥 Download Datasheet  Datasheet Preview Page 1

Description

August 2004 rev 2.0 DDR 13-Bit to 26-Bit Registered Buffer ASM4SSTVF16859 off.Note that RESETB should be supported with a .
The ASM4SSTVF16859 is a universal 13/26 bit register (D F/F based), designed for 2.

📥 Download Datasheet

Preview of ASM4SSTVF16859 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* Differential clock signals. Meets SSTL_2 class II specifications on outputs.
* www. DataSheet4U. com LVCMOS level at a valid state since VREF may not be stable during power-up. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESETB must be

Applications

* Data flow from D to Q is controlled by the differential clock (CLK/CLKB) and a control signal (RESETB). The positive edge of CLK is used to trigger the data transfer, and CLKB is used to maintain sufficient noise margins, whereas RESETB input is designed and intended for use at power-up. input re

ASM4SSTVF16859 Distributors

📁 Related Datasheet

📌 All Tags

Alliance Semiconductor Corporation ASM4SSTVF16859-like datasheet