Datasheet4U Logo Datasheet4U.com

CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture

CY7C25422KV18 Description

CY7C25422KV18 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (.

CY7C25422KV18 Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 333 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz

📥 Download Datasheet

Preview of CY7C25422KV18 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
CY7C25422KV18
Manufacturer
Cypress Semiconductor
File Size
557.73 KB
Datasheet
CY7C25422KV18-CypressSemiconductor.pdf
Description
72-Mbit QDR II+ SRAM Two-Word Burst Architecture

📁 Related Datasheet

  • CY7C225 - 512 x 8 Registered PROM (Cypress)
  • CY7C277 - 32K x 8 Reprogrammable Registered PROM (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009V - 128K x 8 Dual-Port Static RAM (Cypress)
  • CY7C018 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C018V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)

📌 All Tags

Cypress Semiconductor CY7C25422KV18-like datasheet