CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture

Cypress Semiconductor

Description

CY7C25422KV18 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (.

📥 Download Datasheet

CY7C25422KV18 Datasheet Preview — Preview of CY7C25422KV18 PDF

Datasheet Specifications

Part number: CY7C25422KV18
Manufacturer: Cypress Semiconductor
File Size: 557.73 KB
Datasheet: CY7C25422KV18-CypressSemiconductor.pdf
Description: 72-Mbit QDR II+ SRAM Two-Word Burst Architecture

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 333 MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz

CY7C25422KV18 Distributors

📁 Related Datasheet

CY7C225 CY7C277 CY7C008 CY7C008V CY7C009 CY7C009V

📌 All Tags

CY7C25422KV18 72-Mbit QDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C25422KV18-like datasheet