CY7C2642KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture

Cypress Semiconductor

Description

CY7C2642KV18/CY7C2644KV18 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 144-Mbit QDR® II+ SRAM Two-Word Burst .

📥 Download Datasheet

CY7C2642KV18 Datasheet Preview — Preview of CY7C2642KV18 PDF

Datasheet Specifications

Part number: CY7C2642KV18
Manufacturer: Cypress Semiconductor
File Size: 607.25 KB
Datasheet: CY7C2642KV18-CypressSemiconductor.pdf
Description: 144-Mbit QDR II+ SRAM Two-Word Burst Architecture

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 333-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz

CY7C2642KV18 Distributors

📁 Related Datasheet

CY7C225 CY7C277 CY7C008 CY7C008V CY7C009 CY7C009V

📌 All Tags

CY7C2642KV18 144-Mbit QDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C2642KV18-like datasheet