S71KS512SC0 Datasheet - Cypress Semiconductor

S71KS512SC0 HyperFlash and HyperRAM Multi-Chip Package

3 HyperBus MCP Family with HyperFlash and HyperRAM 3 HyperBus MCP 3 V Signal Descriptions 4 HyperBus MCP Block Diagram 5 Physical Interface 6 HyperBus MCP * FBGA 24-Ball, 5x5 Array Footprint 6 Physical Diagram 7 Electrical Specifications 8 Absolute Maximum Ratings 8 DC Characteristi.

SUPPLEMENT S71KS512SC0 S71KL256SC0 S71KL512SC0 HyperFlash™ and HyperRAM™ Multi-Chip Package 1.8V/3V HyperFlash™ and HyperRAM™ Multi-Chip Package 3 V Distinctive Characteristics HyperFlash™ and HyperRAM™ in Multi-Chip Package (MCP) 1.8V, 512 Mb HyperFlash and 64 Mbit HyperRAM (S71KS512SC0) 3.0V, 512 Mb HyperFlash and 64 Mbit HyperRAM (S71KL512SC0) 3.0V, 256 Mb HyperFlash and 64 Mbit HyperRAM (S71KL256SC0) FBGA 24-ball, 6  8  1.0 mm package HyperBus Interfa.

S71KS512SC0 Features

* operation, and ordering options of the related memories have been enhanced or changed from the standard memory devices incorporated in the MCP. The information contained in this document modifies any information on the same topics established by the documents listed in Table 1 and should be used in

S71KS512SC0 Datasheet (1.10 MB)