Datasheet4U Logo Datasheet4U.com

74AHC594 - 8-BIT SHIFT REGISTER

Description

The 74AHC594 is an advanced high speed CMOS device.

An eight bit shift register accepts data from the serial input (DS) on each positive transition of the shift register clock (SHCP).

Features

  • Wide Supply Voltage Range from 2.0V to 5.5V.
  • Sinks or sources 8mA at VCC = 4.5V.
  • CMOS low power consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs accept up to 5.5V.
  • ESD Protection Tested per JESD 22.
  • Exceeds 200-V Machine Model (A115-A).
  • Exceeds 2000-V Human Body Model (A114-A).
  • Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 250mA per JESD 78, Class II.
  • Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2).
  • Halo.

📥 Download Datasheet

Datasheet preview – 74AHC594

Datasheet Details

Part number 74AHC594
Manufacturer Diodes Incorporated
File Size 275.92 KB
Description 8-BIT SHIFT REGISTER
Datasheet download datasheet 74AHC594 Datasheet
Additional preview pages of the 74AHC594 datasheet.

📁 Similar Datasheet

  • 74AHC594 - 8-bit shift register (nexperia)
  • 74AHC594 - 8-bit shift register (NXP)
  • 74AHC594-Q100 - 8-bit shift register (nexperia)
  • 74AHC595 - 8-bit serial-in/serial or parallel-out shift register (NXP)
  • 74AHC595 - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74AHC595-Q100 - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74AHC595BQ - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74AHC595D - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74AHC595PW - 8-bit serial-in/serial-out or parallel-out shift register (nexperia)
  • 74AHC541 - Octal buffer/line driver (nexperia)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
74AHC594 8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER Description The 74AHC594 is an advanced high speed CMOS device. An eight bit shift register accepts data from the serial input (DS) on each positive transition of the shift register clock (SHCP). When asserted low the shift regisister reset function (SHR) sets all shift register values to zero and is independent of all clocks. Also when asserted low the storage register reset function (STR) sets all shift register values to zero and is independent of all clocks. Data from the input serial shift register is placed in the output register with a rising pulse on the storages resister clock (STCP). The storage resister includes output Q7S which is used for cascading information between devices.
Published: |