M13L128168A - DDR SDRAM

EliteMT

Datasheet Details

z z z z z z z z z z z z z z z z z z z z M13L128168A 2M x 16 Bit x 4 Banks Double Data Rate SDRAM JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe(DQS) On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transition with CLK transition Quad bank operation CAS Latency : 2, 3 Burst Type : Sequential and Interleave Burst Length : 2, 4, 8 All inputs except data & DM are sampled at the rising edge of the.

📁 M13L128168A Similar Datasheet

M13L32321A - Double Data Rate SDRAM (ESMT)
M13 - TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SILICON RECTIFIER (Dc Components)
M1302L - S-band Magnetron (Nisshinbo)
M1325 - Surface Mount Crystal (MTRONPTI)
M132C - CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133C - CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133NWF2-R0 - TFT LCD (IVO)
M133NWN1-R0 - TFT LCD (IVO)

Other Datasheets by EliteMT

Published: Apr 20, 2007 |