M13L32321A - Double Data Rate SDRAM

Datasheet Details

z Double-data-rate architecture, two data transfers per clock cycle z Bi-directional data strobe (DQS) z Differential clock inputs (CLK and CLK ) z DLL aligns DQ and DQS transition with CLK transition z Two bank operation z CAS Latency : 2, 2.5, 3 z Burst Type : Sequential and Interleave z Burst Length : 2, 4, 8 z All inputs except data & DM are sampled at the rising edge of the system clock(CLK) z Data I/O transitions on both edges of data strobe (DQS) z DQS is edge-aligned with data for READs;.

📁 M13L32321A Similar Datasheet

M13L128168A - DDR SDRAM (EliteMT)
M13 - TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SILICON RECTIFIER (Dc Components)
M1302L - S-band Magnetron (Nisshinbo)
M1325 - Surface Mount Crystal (MTRONPTI)
M132C - CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133C - CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133NWF2-R0 - TFT LCD (IVO)
M133NWN1-R0 - TFT LCD (IVO)

Other Datasheets by ESMT

Published: Sep 20, 2018 |