Datasheet4U Logo Datasheet4U.com

M13S128324A - Double Data Rate SDRAM

📥 Download Datasheet

Preview of M13S128324A PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number M13S128324A
Manufacturer ESMT
File Size 1.72 MB
Description Double Data Rate SDRAM
Datasheet download datasheet M13S128324A-ESMT.pdf

M13S128324A Product details

Description

Pin Name Function Pin Name Function A0~A11, BA0,BA1 Address inputs - Row address A0~A11 - Column address A0~A7 A8/AP : AUTO Precharge BA0, BA1 : Bank selects (4 Banks) DM0~DM3 DM is an input mask signal for write data.DM0 corresponds to the data on DQ0~DQ7; DM1 corresponds to the data on DQ8~DQ15; DM2 corresponds to the data on DQ16~DQ23; DM3 corresponds to the data on DQ24~DQ31. DQ0~DQ31 Data-in/Data-out CLK, CLK Clock input RAS Row address strobe CAS Column address strobe WE W

Features

📁 M13S128324A Similar Datasheet

  • M13S128168A - Double Data Rate SDRAM (Elite Semiconductor Memory Technology)
  • M13S2561616A - 4M x 16 Bit x 4 Banks Double Data Rate SDRAM (Elite Semiconductor Memory Technology)
  • M13S256328A - 2M x 32 Bit x 4 Banks Double Data Rate SDRAM (Elite Semiconductor Memory Technology)
  • M13S32321A - 256K x 32 Bit x 4 Banks Double Data Rate SDRAM (Elite Semiconductor Memory Technology)
  • M13 - TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SILICON RECTIFIER (Dc Components)
  • M1302L - S-band Magnetron (Nisshinbo)
  • M1325 - Surface Mount Crystal (MTRONPTI)
  • M132C - CDS OSH & ON/OFF Melody IC (MOSDESIGN)
Other Datasheets by ESMT
Published: |