Part number:
M13D64322A
Manufacturer:
ESMT
File Size:
1.20 MB
Description:
Low power ddr sdram.
* JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) No DLL; CLK to DQS is not synchronized. Differential clock inputs (CLK and CLK ) Four bank operation CAS Latency : 2, 3 Burst Type : Sequential and Interleave Burst Lengt
M13D64322A Datasheet (1.20 MB)
M13D64322A
ESMT
1.20 MB
Low power ddr sdram.
📁 Related Datasheet
M13 TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SILICON RECTIFIER (Dc Components)
M1302L S-band Magnetron (Nisshinbo)
M1325 Surface Mount Crystal (MTRONPTI)
M132C CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133C CDS OSH & ON/OFF Melody IC (MOSDESIGN)
M133NWF2-R0 TFT LCD (IVO)
M133NWN1-R0 TFT LCD (IVO)
M133NWN1-R1 TFT LCD (IVO)
M133NWN1-R3 TFT LCD (IVO)
M1346 VDD CONTROL RGB LED (ETC)