Datasheet4U.com

EDD5108AGTA-LI - 512M bits DDR SDRAM WTR

Product Overview

Elpida Memory

📥 Download Datasheet

EDD5108AGTA-LI 512M bits DDR SDRAM WTR by Elpida Memory - Datasheet Preview — Datasheet preview – EDD5108AGTA-LI

Datasheet Details

Part number	EDD5108AGTA-LI
Manufacturer	Elpida Memory
File Size	573.52 KB
Description	512M bits DDR SDRAM WTR
Datasheet	EDD5108AGTA-LI Datasheet
Additional preview pages of the EDD5108AGTA-LI datasheet.

Product details

Features

Double-data-rate architecture; two data transfers per clock cycle.
The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture.
Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver.
Data inputs, outputs, and DM are synchronized with DQS.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL.

📁 Similar Datasheet

EDD11 - Doppelendtriode (TELEFUNKEN)

Other Datasheets by Elpida Memory

EDD5108AGTA - 512M bits DDR SDRAM
EDD5108ABTA - 512M bits DDR SDRAM
EDD5108ADTA - 512M bits DDR SDRAM
EDD5108ADTA-E - 512M bits DDR SDRAM
EDD5108ADTA-LI - 512M bits DDR SDRAM WTR
EDD5108AFTA - 512M bits DDR SDRAM

Published: Nov 20, 2009 |