74S112 Datasheet - Fairchild Semiconductor

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

74S112 General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the neg.

74S112 Datasheet (42.41 KB)

74S112 Datasheet Preview — Preview of 74S112 PDF

Datasheet Details

Part number:

74S112

Manufacturer:

Fairchild Semiconductor

File Size:

42.41 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flop.
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.

📁 Related Datasheet

74S10 STTL type three 3-input NAND gate (TW)

74S133 13-Input NAND Gate (SYC)

74S134 12-INPUT POSITIVE-NAND GATES (Fairchild)

74S134 12-INPUT POSITIVE-NAND GATES (Signetics)

74S135 Quad Exclusive OR/NOR Gate (Fairchild)

74S135 Quad Exclusive OR/NOR Gate (Signetics)

74S138 Decoder/Demultiplexer (Fairchild Semiconductor)

74S139 Decoder/Demultiplexer (Fairchild Semiconductor)

74S140 Dual 4-Input NSND Line Driver (Fairchild Semiconductor)

74S140 Dual 4-Input NSND Line Driver (National Semiconductor)

TAGS

74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor

Image Gallery

74S112 General Description

Datasheet Details

File Size:

Description:

74S112 Distributor