Datasheet4U Logo Datasheet4U.com

MM74HC138 - 3-to-8 Line Decoder

MM74HC138 Description

MM74HC138 3-to-8 Line Decoder September 1983 Revised February 1999 MM74HC138 3-to-8 Line Decoder General .
The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications.

MM74HC138 Features

* high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic. The MM74HC138 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will

📥 Download Datasheet

Preview of MM74HC138 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • MM74HC132 - Quad 2-Input NAND Schmitt Trigger (ON Semiconductor)
  • MM74HC133 - 13-Input NAND Gate (National Semiconductor)
  • MM74HC11 - Triple 3-Input AND Gate (National)
  • MM74HC112 - Dual J-K Flip-Flop (National Semiconductor)
  • MM74HC123A - Dual Retriggerable Monostable Multivibrator (National Semiconductor)
  • MM74HC126 - 3-STATE Quad Buffers (Fairchild Semiconductor)
  • MM74HC147 - 10-to-4 Line Priority Encoder (National Semiconductor)
  • MM74HC160 - Synchronous Binary Counter (National Semiconductor)

📌 All Tags

3-to-8 Line Decoder Fairchild
Fairchild MM74HC138-like datasheet