MM74HC138 - 3-to-8 Line Decoder

Product Overview

Fairchild

Part number	MM74HC138
Manufacturer	Fairchild
File Size	73.67 KB
Description	3-to-8 Line Decoder
Datasheet	MM74HC138 Datasheet
Additional preview pages of the MM74HC138 datasheet.

The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications.

high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic. The MM74HC138 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading of decoders. The decoder’s outputs can drive 10 low power Schottky TTL equivalent loads, and are.

📁 Similar Datasheet

MM74HC132 - Quad 2-Input NAND Schmitt Trigger (ON Semiconductor)
MM74HC133 - 13-Input NAND Gate (National Semiconductor)
MM74HC11 - Triple 3-Input AND Gate (National)
MM74HC112 - Dual J-K Flip-Flop (National Semiconductor)
MM74HC123A - Dual Retriggerable Monostable Multivibrator (National Semiconductor)
MM74HC126 - 3-STATE Quad Buffers (Fairchild Semiconductor)
MM74HC147 - 10-to-4 Line Priority Encoder (National Semiconductor)
MM74HC160 - Synchronous Binary Counter (National Semiconductor)

Other Datasheets by Fairchild

Published: May 9, 2005 |