Datasheet4U Logo Datasheet4U.com

MC56F8155 - 16-bit Hybrid Controllers

Datasheet Summary

Description

in Table 2-2, added note to Table 10-7 and clarified Section 12.3.

Please see http://www.freescale.com/semiconductors for the most current Data Sheet revision.

56F8355 Technical Data, Rev.

Features

  • in italics are NOT available in the 56F8155 device.
  • Up to 60 MIPS at 60MHz core frequency.
  • DSP and MCU functionality in a unified, C-efficient architecture.
  • 256KB Program Flash.
  • 4KB Program RAM.
  • 8KB Data Flash.
  • 16KB Data RAM.
  • 16KB Boot Flash.
  • Up to two 6-channel PWM modules.
  • Four 4-channel, 12-bit ADCs.
  • Temperature Sensor.
  • Up to two Quadrature Decoders.
  • FlexCAN module.
  • Two Serial.

📥 Download Datasheet

Datasheet preview – MC56F8155

Datasheet Details

Part number MC56F8155
Manufacturer Freescale Semiconductor
File Size 2.04 MB
Description 16-bit Hybrid Controllers
Datasheet download datasheet MC56F8155 Datasheet
Additional preview pages of the MC56F8155 datasheet.

📁 Similar Datasheet

  • MC56F8157 - 16-BIT HYBRID CONTROLLERS (Motorola)
  • MC56F8122 - 16-bit Hybrid Controllers (Motorola)
  • MC56F8123 - 16-bit Hybrid Controllers (Motorola)
  • MC56F8147 - 16-bit Hybrid Controller (Motorola)
  • MC56F81643 - digital signal controllers (NXP)
  • MC56F81646 - digital signal controllers (NXP)
  • MC56F81646LVLF - 32-bit Digital Signal Controller (NXP)
  • MC56F81648 - digital signal controllers (NXP)
  • MC56F81648LVLH - 32-bit Digital Signal Controller (NXP)
  • MC56F8165 - 16-Bit Digital Signal Controllers (Motorola Semiconductor)
Other Datasheets by Freescale Semiconductor

Full PDF Text Transcription

Click to expand full text
56F8355/56F8155 Data Sheet Preliminary Technical Data 56F8300 16-bit Hybrid Controllers MC56F8355 Rev. 5.0 11/2004 freescale.com Document Revision History Version History Rev 0.0 Rev 1.0 Initial release Fixed typos in Section 1.1.3; Replace any reference to Flash Interface Unit with Flash Memory Module; added note to Vcap pin in Table 2-2; corrected Table 4-4, removed unneccessary notes in Table 10-12; corrected temperature range in Table 10-14; added ADC calibration information to Table 10-23 and new graphs in Figure 10-21 Corrected 2.2µF to 0.1 µF low ESR capacitor in Table 2-2. Replaced Table 10-16 with correct parameters for the 128 package pinout. Corrected (fout/2) with (fout) in Table 10-14. Corrected pinout labels in Figure 11-1.
Published: |