MM912F634 - Integrated S12 Based Relay Driver
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
6 2.2 MCU Die Signal Properties .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
MM912F634 Features
* 16-Bit S12 CPU, 32 kByte FLASH, 2.0 kByte RAM
* Background Debug (BDM) & Debug Module (DBG)
* Die to Die bus interface for transparent memory mapping
* On-chip oscillator & two independent watchdogs
* LIN 2.1 Physical Layer Interface with integrated SCI