Datasheet4U Logo Datasheet4U.com

74HC114 - Dual J-K Flip-Flops

Datasheet Summary

Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

each flip-flop has independent J, K and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Features

  • High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) Free Datasheet http://www. datasheet-pdf. com/ HD74HC114 Function Table Inputs Preset L H L H H H H H H H Note: Clear H L L H H H H H H H L H Clock X X X J X X X L L H H X X X K X X X L H L H X X X Output Q.

📥 Download Datasheet

Datasheet preview – 74HC114

Datasheet Details

Part number 74HC114
Manufacturer Hitachi
File Size 60.41 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet 74HC114 Datasheet
Additional preview pages of the 74HC114 datasheet.

📁 Similar Datasheet

  • 74HC11 - Triple 3-input AND gate (Philips)
  • 74HC11 - Triple 3-Input AND Gate (Texas Instruments)
  • 74HC11 - Triple 3-input AND gate (NXP)
  • 74HC11 - Triple 3-input AND gate (nexperia)
  • 74HC11-Q100 - Triple 3-input AND gate (nexperia)
  • 74HC112 - Dual JK flip-flop (Philips)
  • 74HC112 - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
  • 74HC112 - Dual JK flip-flop (nexperia)
  • 74HC112D - Dual JK flip-flop (nexperia)
  • 74HC11D - Triple 3-input AND gate (nexperia)
Other Datasheets by Hitachi
  • 74HC148 - 8-to-3-line Octal Priority Encoder
  • 74HC155 - Dual 2-to-4-line Decoders/Demultiplexers
  • 74HC164 - 8-bit Parallel-out Shift Register
  • 74HC01 - Quad 2-input NAND Gate
  • 74HC257 - Quad. 2-to-1-line Data Selectors/Multiplexers
  • 74HC298 - Quad. 2-input Multiplexers
  • 74HC298 - Quad. 2-input Multiplexers
  • 74HC4538 - Dual retriggerable precision monostable multivibrator

Full PDF Text Transcription

Click to expand full text
HD74HC114 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input. Features • • • • • High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) Free Datasheet http://www.datasheet-pdf.
Published: |