Datasheet4U Logo Datasheet4U.com

IDT8T73S208I LVPECL Clock Divider and Fanout Buffer

📥 Download Datasheet  Datasheet Preview Page 1

Description

2.5V, 3.3V Differential LVPECL Clock IDT8T73S208I Divider and Fanout Buffer DATA SHEET General .
The IDT8T73S208I is a high-performance differential LVPECL clock divider and fanout buffer.

📥 Download Datasheet

Preview of IDT8T73S208I PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
IDT8T73S208I
Manufacturer
IDT
File Size
1.19 MB
Datasheet
IDT8T73S208I-IDT.pdf
Description
LVPECL Clock Divider and Fanout Buffer

Features

* One differential input reference clock
* Differential pair can accept the following differential input levels: LVDS, LVPECL, CML

Applications

* demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register. On power-up

IDT8T73S208I Distributors

📁 Related Datasheet

📌 All Tags

IDT IDT8T73S208I-like datasheet