IS61DDP2B41M18C

18Mb DDR-IIP CIO SYNCHRONOUS SRAM

ISSI

IS61DDP2B41M18C General Description

* 512Kx36 and 1Mx18 configuration available. * On-chip Delay-Locked Loop (DLL) for wide data valid window. * Common I/O read and write ports. * Synchronous pipeline read with self-timed late write operation. * Double Data Rate (DDR) interface for read and write input ports. .

IS61DDP2B41M18C Datasheet (1.05 MB)

IS61DDP2B41M18C Datasheet Preview — Preview of IS61DDP2B41M18C PDF

Datasheet Details

Part number:

IS61DDP2B41M18C

Manufacturer:

ISSI

File Size:

1.05 MB

Description:

18mb ddr-iip cio synchronous sram.

📁 Related Datasheet

IS61DDP2B41M18A 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18A1 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18A2 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18C1 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M18C2 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M36A 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M36A1 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M36A2 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B42M18A 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B42M18A1 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

TAGS

IS61DDP2B41M18C 18Mb DDR-IIP CIO SYNCHRONOUS SRAM ISSI

Image Gallery